

WESTINGHOUSE ELECTRIC CORP PITTSBURGH PA RESEARCH A--ETC F/6 9/5
THIN FILM TRANSISTOR-ADDRESSED DISPLAY DEVICE. (U) APR 77 T P BRODY, F C LUO, D H DAVIES
77-9F9-DSPLA-R1 ECOM-DAAB07-72-C-0061 ECOM-72-0061-10 UNCLASSIFIED NL OF L AD A038286 T 3 1 8

END DATE FILMED 5-77

AD-A038 286







Research and Development Technical Report

Report ECOM-72-0061-10 V

THIN FILM TRANSISTOR-ADDRESSED DISPLAY DEVICE DISPLAY DEVICE

- T. P. Brody
- F. C. Luo
- D. H. Davies
- E. W. Greeneich
- Z. P. Szepesi
- W. A. Hester

WESTINGHOUSE ELECTRIC CORPORATION Research & Development Center 1310 Beulah Road Pittsburgh PA 15235

APRIL 1977



Tenth Quarterly Report for Period October 1, 1974 - December 31, 1974

DISTRIBUTION STATEMENT Approved for public release; distribution unlimited

PREPARED FOR:

ECOM

S ARMY ELECTRONICS COMMAND FORT MONMOUTH, NEW JERSEY 07703

NOTICES

DISCLAIMERS

The findings in this report are not to be construed as an official Department of the Army position, unless so designated by other authorized documents.

The citation of trade names and names of manufacturers in this report is not to be construed as official Government endorsement or approval of commercial products or services referenced herein.

DISPOSITION

Destroy this report when it is no longer needed. Do not return it to the originator.



Research and Development Technical Report

Report ECOM-72-0061-10

THIN FILM TRANSISTOR-ADDRESSED DISPLAY DEVICE

T. P. Brody

F. C. Luo

D. H. Davies

E. W. Greeneich

Z. P. Szepesi

W. A. Hester

WESTINGHOUSE ELECTRIC CORPORATION Research & Development Center 1310 Beulah Road Pittsburgh PA 15235

APRIL 1977



Tenth Quarterly Report for Period October 1, 1974 - December 31, 1974

DISTRIBUTION STATEMENT
Approved for public release; distribution unlimited

PREPARED FOR:

ECOM

US ARMY ELECTRONICS COMMAND FORT MONMOUTH, NEW JERSEY 07703

RACT (Continue on reverse side if necessary and identify by block number)

The achievement of operational 6 x 6 inch 30 lpi dot matrix displays is reported. The addressing is accomplished using thin-film transistor matrices and the display medium is ac-electroluminescence

The panel was operational over all its area but the quality needs to be improved before it is comparable to the near perfect 20 lpi panels fabricated. A good method for interconnecting was developed using a solder bonded PC board.

UNCLASSIFIED

UNCLASSIFIED SECURITY CLASSIFICATION OF THIS PAGE(When Date Entered) Greater than 75% active lit area was achieved on several displays through a second level electroding process. Further progress towards improved defect free operation can be expected.

UNCLASSIFIED

TABLE OF CONTENTS

		Page
1.	Introduction	1
2.	Thin Film Display Fabrication Results at 30 lines/inch	2
3.	Second Level Electroding Process for IncreasedLit Area	10
4.	Interconnect Scheme Developments	17
5.	Fabrication Yield Analysis	23
6.	TFT Stability and Performance	25
7.	Conclusions	27
8.	Next Quarter Plans	27
9.	Contributory Personnel	27
0.	Publications, Reports, Conferences and Lectures	27

LIST OF ILLUSTRATIONS

			Page
FIG	(1)	Good Gate Overlaps in TFT Fabrication	4
FIG	(2)	Partial Operation at 30 lpi	5
FIG	(3)	Best 30 lpi Performance Achieved to Date	6
FIG	(4)	Photoresist Aperture not Fully Opened	8
FIG	(5)	Improved Photoresist Aperture Clean-out at 30 lpi -	9
FIG	(6)	Schematic of the Two Level Contact Problem	11
FIG	(7)	Overhung Photoresist Edge, Double Level Contact Problem	12
FIG	(8)	Electroded Second Level Apertures at Various Magnifications	14
FIG	(9)	Operation at 30 1pi with Second Level Process for Increased Lit Area	15
		Further Examples of Increased Lit Area Operation	16
FIG	(11)	Elastomate ^(R) and Zebra ^(R) Contact Methods	19
FIG	(12)	Solder Dipped Fingers	21
FIG	(13)	Solder Bonded Contact with Overlay	22
FIG	(14)	6000 Hour Multivibrator Test Date	26

1. INTRODUCTION

The objective of this program phase is the demonstration of a 30 lines per inch, 6 x 6 inch TFT-EL display. The device will further validate the concept of thin film transistor matrix addressing as a method for integrated signal distribution in solid state display. The 30 lpi display contains ∿30,000 individually addressable elements and, with two transistors and a capacitor per element, results in a thin film matrix containing √60,000 TFTs, 30,000 capacitors and a three busbar matrix. At first glance this looks like a very difficult goal but based on our results to date it is readily within our grasp. The reason for this anomaly lies in the unique nature, but somewhat unfortunate semantics, in the TFT itself. In fact the problem is the fabrication of a single, albeit multi-level, thin film active matrix. All these so called individual devices are no more than parts of a simultaneously fabricated matrix. Thus the large apparent number of individual components is illusory and to take individually determined failure rates and multiply by the number of TFTs is not a correct method for failure determination. In practice we are dealing with a single active matrix that will have indeed a certain failure mode but this will differ little if the number of TFTs is increased or decreased, all other factors remaining equal.

We therefore introduce the concept of the "active matrix" which unlike its near relation the "passive matrix" provides for element isolation, frame refresh storage and, if necessary, grey level control at every picture point.

This report summarizes the results obtained in the second quarter of the program devoted to the fabrication of the 30 lpi active matrix. In addition further data on the fabrication yield problems with these displays is presented and a brief discussion of some minor, but difficult, related problems in interconnection and in increasing the element "lit" area.

2. THIN FILM DISPLAY FABRICATION RESULTS AT 30 LINES/INCH

The basic design and fabrication techniques having stayed the same with the increase in resolution from 20 to 30 lpi no significant problems were anticipated. This has been the case but our recent experience has revealed that process modification is necessary to achieve good TF circuits. The increase in limiting tolerance showed up clearly in an increased level of elemental shorted devices. This is due to TFT gate overlap problems. More than minimal overlap of the gate over the source-drain electrode results in a great percentage increase the total "capacitor" surface area subject to voltage breakdown. This is much more critical than the busbar or storage capacitor overlap since it is impossible to increase the gate insulator thickness (now ∿5000Å) without loss of transistor transconductance. The problem is more acute for the 30 lpi display since the tolerances are smaller, the ability of X-Y jig to control the tolerances is the same as previously while the total number of overlaps (four per double gated TFT) increases from ~100,000 to ~250,000. A detailed analysis of the problem indicated that an improvement in pattern registration between separate steps was achievable through more careful sequencing of the deposition steps. In particular, since the shifts that occur are largely due to thermal effects in the jig, substrate, and mask, care was needed regarding the thermal history of the "as depositing" TF circuit. It was found that it was important to deposit the bottom gate, the source and drain and the top gate under conditions where the substrate had a reproducible thermal history. The best results were obtained if the substrate was "cold" at each of these critical steps. The principal source of heat is the Al₂O₂ deposition; an increased cooling period after this deposition was initiated with the critical components then consistently deposited after this step.

The improved gate/source:drain location at the 30 lpi level is shown in Fig (1). Since this long cool period could slow the cycle time in any commercial fabrication process it is potentially an undesirable step. Two alternatives to avoid this have been investigated. The first was very fast rates of insulator deposition (up to $50\text{\AA}/\text{sec}$ from $\sim 5\text{\AA}/\text{sec}$). The increase in e-beam evaporation hearth temperature is quite small but the total thermal input is much reduced. This approach worked but results in poorer control over deposition rates, not a desirable factor at this critical stage in the venture. The other approach is to backfill the vacuum system with pure, dry nitrogen and "flush" it for several minutes. The clean gas ensures fast pump down to the 10^{-7} mm Hg range and the gas allows conductive cooling to the chamber walls which is much faster than the radiative cooling. This method has been conclusively demonstrated and has been used at appropriate intervals in the process.

Other procedures implemented to improve the tolerance standards included reworking the pattern coordinate numbers to ensure that the jig allows the operator to approach the appropriate setting from the same direction, and recabling the jig to take out off-axis tensions.

To prevent scattering of material between the substrate and mask, a limiting constraint on pattern separations in thin film circuitry of high resolution, the jig settings were modified to ensure every critical pattern edge is created with the top (substrate) mask as the defining side. This also helps device reproducibility and uniformity.

These approaches have allowed good pattern fabrication but as yet the quality of the resulting displays is not as great as achieved at the 20 lpi level. Fig (2) shows one example of partial operation and Fig (3) an improved display. Note that several of the line defects in Figs (2,3) arise from problems with the edge connection scheme; these are discussed below.

Another problem met with at the higher resolution is concerned with the inter-level laminar resist used to isolate the circuitry from the EL layer in the inactive circuit area. This process was described earlier for the 20 lpi display. Since the EL contact pad is now




FIG (1) Good Gate Overlaps in TFT Fabrication




FIG (2) Partial Operation at 30 lpi



FIG (3) Best 30 1pi Performance Achieved to Date

significantly reduced in size, the reliability of the contact to the EL layer was found to be poor. This results in inoperable elements even though the elemental circuit is good. Examination of the coated circuits with pad areas opened up in the photoresist developing steps, showed poor removal of the resist in the contact region. Fig (4) shows a typical poor sample of an individual element having the aperture not adequately cleared out. The simple answer to this is of course to develop longer, however this results in poor edge definition and inadequate adhesion in the photoresist layer. Many processes were tried to improve this but the final answer came from the use of professional equipment for exposure, laminating and developing. A simple hand rigged approach had worked well at 20 lpi but was not adequate at 30 lpi.

A "Colite" laminar resist exposure unit and a DuPont spray developer and laminator were purchased. With care these have allowed us to more uniformly and adequately form the isolation level with good electrical contact at each of the picture point apertures. Fig (5) illustrates the improved process, the cleaner etch out, without loss of overall aperture diameter and edge quality is obvious.

The performance demonstrated in Fig (2) and (3) require improvement but more than adequately proves that the concepts and methods developed in this program are extendable to 30 lpi. Indeed from the TF circuit point of view we can readily envisage that even greater densities are achievable. Further progress in process optimization can be expected in the next quarter.

No major TFT electronic problems were met with in this period; the transistors, both logic and power switch have proved reliable, reproducible and stable.




FIG (4) Photoresist Aperture not Fully Opened




FIG (5) Improved Photoresist Aperture Clean-out at 30 lpi


3. SECOND-LEVEL ELECTRODING PROCESS FOR INCREASED LIT AREA

In order to increase the active or percent "lit" area of the display a second level process has been proposed. As explained previously this involves extention of the EL pad over the thin film circuit area with electrical isolation preserved using the laminar photoresist already used in the process.

Our first problem was related to that described in Section 2 above; viz clean apertures in the contact area. Similar methods and processes described in that section were used and largely solved this problem. In addition several chemical etches described in the literature for this purpose were tried, in particular bisulfites. These materials, developed for the PC board industry were ineffective for these thin film substrates.

The major difficulty met with was forming and maintaining reliable contact at the edge of the aperture. This problem, clarified in Fig (6), results from the inability of the evaporated thin films to effectively penetrate around corners with continuity. If the resist is properly developed, i.e. it is ensured that no residual material is left, then the edge of the aperture is overhung as shown in Fig (7). In depositing the electrode it will fail to bridge and no contact will be made. If the aperture is underdeveloped then of course the overall contact will be poor. An attempt to solve this problem with rf sputtering was unsuccessful; although better edge contact could be achieved it was difficult to get uniform distribution of top electrode metallization (aluminum) over this relatively large area. In addition the pattern sharpness was not adequate, good pad isolation being of course still needed.

Evaporation at an acute angle was attempted, i.e. the treated TF circuit is placed at a sharp angle to the aluminum evaporation source. The substrate is then turned 180° to pick up the other side. This method proved difficult to adequately implement and gave very non-uniform thicknesses.



- (a) graduated photoresist edge; allows contact
- (b) sharp photoresist edge; contact not formed

FIG (6) Schematic of the Two Level Contact Problem





FIG (7) Overhung Photoresist Edge, Double Level Contact Problem

An alternative concept was tried; the opened aperture in the resist layer was screened with a conductive paste so that the paste filled the entire aperture and "smoothed" the surface. This was tried both with a silk screening aperture mask and with a simple wiping method. The electrode pattern was then over deposited over the conductive ink. Another alternative consisted of a double layer of resist with larger openings in the top layer to act as receptacles for the conductive paste. This was too cumbersome and messy a method and was not effective.

The eventual optimal approach was the simplest. The phototool for aperture development was fabricated in the X-Y mask jig with less than hard vacuum ($\sim 10^{-5}$ torr), this resulted in slightly fuzzy edges to the pattern. This was then contact printed onto high quality film and used as the master phototool. This was only partially successful initially but when combined with a careful optimization of exposure intensity, developing time, developing temperature and, after much experimentation regarding holding times on the resist, resulted in near 100% first to second level contact. Fig (8) shows the resulting electroded apertures at various magnification levels. Fig (9) shows the resulting operation in a portion of the 30 lpi display and Fig (10) shows a close up of some operational elements. Although further work is needed to improve the process it is evident that it will work with good reliability. Subjective examination of the resulting displays shows that the increased lit area (now ~ 75% of total available elemental area) has a dramatic effect towards improving the overall legibility and area brightness of the device.






FIG (8) Electroded Second Level Apertures at Various Magnifications




FIG (9) Operation at 30 lpi with Second Level Process for Increased Lit Area

FIG (10) Further Example of Increased Lit Area Operation

4. INTERCONNECT SCHEME DEVELOPMENTS

The ability to reliably connect the 30 lpi evaporated edge fingers to the drive circuitry is an interim problem of some significance. It is interim in that the eventual objective of the overall TFT display program is a fully integrated display with peripheral shift register deposited co-extensive with the matrix pattern. Until this is achieved however a method has to be found to connect to the output of the exerciser described previously. No commercial connectors having a density greater than 20 lpi are available. The connector must be reliable with a relatively low contact resistance and must, preferably, be easily made and broken repeatedly without loss of integrity. Individual wire bonding is out of the question with the circuits of this complexity.

Four approaches have been examined in detail, as follows;

(a) Elastomeric contacts with discrete elements and redundancy

These new commercial developments are based on a strip of compressible elastomeric core having electrically conductive circumferential fingers at a high density. Two separate commercial products, both it should be noted in their developmental stage, were tried, (i) AMP Inc "elastomate (R), a compressible strip having a plastic film overlay with gold beads around the circumference, see Fig (11), (ii) Technit "Zebra" connector. This material is also compressible but has carbon impregnated layers interspersed with insulator layers. See Fig (11).

Both these materials were tried using a jig that held the panel and a fabricated polyimide/copper fan out. This fan out (from 30 lpi to 20 lpi) was made using conventional PC board techniques, 1 oz copper clad Kapton, and a photopattern generated with the "Applicon" (R) CAD system.

The elastomeric material is placed between the copper fan out fingers and the evaporated panel fingers. Crude alignment is needed between the contacts. The inserted material has multiple redundancy in the contacts so that exact alignment is not needed. This also acts to improve reliability.

Both methods require even pressure to be exerted and this was achieved with a screw mounted bar. Problems were found with this approach; the reliability of the contacts was not good with our methods and the poor uniformity of the pressure resulted in regions of uneven compressibility. The consequence was shorting and material breakdown in the tight places and no contact in the loose region.


(b) Elastomeric with non-discrete contacts


The Chomerics Company make an elastomeric contact that has many thousands of metal filled matrices that, when compressed across the layer, short and form a continuous contact. No alignment is needed with this method. This material was examined using the same fan out, jig and panel method described in (a) above. Once again the reliability was not good and element to element shorting occurred together with regions of poor contact.

It was concluded that both (a) and (b) would probably work but that they required more elaborate jigging and technique development on our part. For the limited number of panels required in this program this was not thought to be an optimal solution. Further techniques were therefore examined.


(c) Direct fan out contact on plated and solder dipped fingers


Building on the previous fan out development an attempt was made to make good pressure contacts <u>directly</u> between the copper/Kapton fingers and the panel edge contacts. This of course is made difficult by (i) the need to get exact alignment with the fingers, and (ii) the difficulty in obtaining low contact resistance. The first problem was minimal with care and skill in the alignment process being exercised. The second problem required significant development. Several methods to electrolytically and electrolessly deposit gold and copper on the panel fingers were tried with some success. A better approach was carefully controlled solder pot dipping of the display panel into a low melting indium solder. A rosin free process was developed that





"Zebra," filled elastomer connectors manufactured by Technical Wire Products Inc., Cranford, N.J.





The AMP Elastomate Connector is a unique and extremely simple, yet reliable, connector which fulfills the requirement to interconnect microminiature devices by pressure alone, without the necessity for soldering, bonding, or large space-consuming connector bodies and associated hardware.

©Copyright 1974 by AMP Incorporated, Harrisburg, Pa. All International Rights Reserved. AMP—Trademark of AMP Incorporated

FIG (11) $Elastomate^{(R)}$ and $Zebra^{(R)}$ Contact Methods

depended largely on clean panel fingers of an appropriate material; chrome-gold was found to be the best. Fig (12) shows solder dipped fingers.

When compressed together, the copper/Kapton fingers and the panel fingers made a fairly reliable contact. However some lines out in the panel clearly indicated the limitations with this method.

(d) Solder bonded contacts with overlay

The best temporary solution, in terms of reliability of the contact, was found to a direct solder-bond process. A 20 lpi to 30 lpi fan out was fabricated on stiff regular PC board. The board is cut to bring the board edges to the contact edge. Both ends of the PC board and the evaporated panel fingers are solder dipped as described in (c) above. The panel and the fan out board are abutted together with as good an alignment as possible. A Kapton (R) film with straight 30 lpi copper fingers is placed over both contacts to overlay the panel and then fan out. A soldering iron is moved over the film to melt down the solder and form the bond.

Fig (13) illustrates the resulting contact and the panel with fan out is illustrated in Fig (2).

An alternate method was to use conductive epoxy to bond individually between the fan out and the panel. This method, while effective, was laborious and was subject to shorting between the lines. Nevertheless several panels were fabricated with this method.




FIG (12) Solder Dipped Fingers




FIG (13) Solder Bonded Contact with Overlay

5. FABRICATION YIELD ANALYSIS

A detailed analysis of fabrication yield, as applied to this laboratory process, was presented in the last quarterly report. There the major sources of incomplete "starts" were identified and the pivotal role of the TFT circuit plate clarified. However about 25% of the scrap is due to the subsequent processing of the circuit plate. This has been analyzed and the overall results shown in Table (1); this data applies to the single level process only and also does not take into account the interconnect problem discussed in Section 4.

	TABLE (1)	
Class	Percent of total attributable	Major items in order of importance
Category I	55%	8, 4, 9, 11, 14, 16
Human Error		
Category II	35%	17, 20, 23, 24
Process malfunction		
Category III	10%	27, 29
True irreproducibility		

Category I - Human Error

- 1. Edge connector mask not aligned properly
- 2. Incorrect exposure time used in photoresist
- 3. Incorrect developing time in photoresist
- 4. Incorrect alignment of phototool in photoresist
- 5. Phosphor spray mix formulated incorrectly
- 6. Phosphor spray timing incorrect
- 7. Filming spray timing incorrect
- 8. Inadequate drying time-temperature of phosphor layer
- 9. Incorrect sequence in spray/dry steps
- 10. Poor shielding of edges in phosphor spray
- 11. Poor shielding of edges in gold evaporation
- 12. Edge wire contact not made
- 13. Epoxy catalyst incorrectly measured

- 14. Epoxy cure incorrectly timed
- 15. Top seal plate mislocated
- 16. General breakage due to mishandling

Category II - Process Malfunction

These are problems not readily classified as human error but include those factors that are due to inadequacy in process control. It is assumed that the nominal process specification was followed in all these.

- 17. Poor "clean out" of photoresist apertures
- 18. Adhesion failure of photoresist in subsequent processes
- 19. Minor defect in photoresist arising from "bubbles" or other inherent defects in the material
- 20. Misregistration of photoresist mask with TF circuit electrode due to mask or pattern distortions
- 21. Voltage breakdown in resist during operation due to "thinning" of the material in developing
- 22. Voltage breakdown in the EL layer (too thin); arising from process control inadequacy
- 23. Low brightness in the EL layer (from too thick a phosphor/film layer) arising from process control inadequacy.
- 24. Poor conductivity in gold top electrode due to residual solvent in EL layer despite good dry cycle.
- 25. Poor conductivity in gold top electrode due to poor vacuum in evaporation process.
- 26. Poor EL life due to high humidity in panel seal step.

Category III - True Irreproducibility

These are the variables that are as yet not identifiable and cause unassignable problems. It is anticipated that these will eventually be reduced to Category II or I.

- 27. Lack of uniformity in operational brightness despite good TFT uniformity and subsequent process within specification
- 28. Patches of unmodulatable lit phosphor in surround of "active" pads

- 29. Regions of "off" elements despite positive indication in TF circuit panel test.
- 30. Completely dead display despite nominally good process.

Despite this extensive list of trouble spots, common it should be noted to all complex processes, it is encouraging that hard and fast identification of most of the variables has been achieved. These variables are for the most part correctable given time, effort, standardization, and some training. Further the as yet unassignable problems are probably due to poor observation and are in fact due to human error not yet detectable. These are all typical variables that a production process can clarify and control; the degree of control already achieved is very hopful in terms of anticipated eventual production yields.

6. TFT STABILITY AND PERFORMANCE

The astable multivibrator test has continued and 6000 hrs of continuous pulsed operation has been obtained. The test is described in the eighth quarterly report. As of 6000 hrs <u>no</u> change in TFT threshold, as measured by the sensitive multivibrator pulse interval, has been observed since the last 3500 hrs. Thus since the start of the test the total change in pulse period is 8% and the threshold shift is only 0.2 volt.

In Fig (14) is shown the data pertaining to the first 6000 hours of operation. Plotted in the figure are:

- (1) the percentage change in the multivibrator period (ΔT_{MVB}) as a function of time,
- (2) The change in TFT threshold voltage (ΔV_T), showing a maximum shift of 0.2-0.3 volts,
- and (3) the change in TFT transconductance (Δg_m). It is to be noted that the small change in $g_m(2\%)$ is a result of the 0.2 volt shift in threshold voltage.

BEST AVAILABLE COPY




FIG (14) 6000 Hour Multivibrator Test Data

Instabilities in insulated-gate field-effect transistors are the result of electronic trapping and/or the migration of ionic species. Vacuum deposited thin-film transistors, fabricated entirely within the vacuum system, do not exhibit ionic instability, unless deliberately contaminated. On the other hand silicon MOS devices, by necessity, are exposed to ionic contaminants during fabrication. As a result it took many years and considerable effort for the silicon MOS industry to bring MOSFET instabilities under reasonable control.

The measured 6000 hr change is not only small compared to equivalent silicon devices, but, most important, is insignificant in regard to the operation of the display. This test is continuing.

7. CONCLUSIONS

- 1. No major difficulties have been found in increasing resolution to 30 lpi.
- 2. It is however somewhat more difficult to obtain low defect, high quality displays at 30 lpi compared to 20 lpi.
- A good process for increasing the elemental lit area has been developed; it vastly improves the subjective legibility.

8. NEXT QUARTER PLANS

- 1. Good defect free single-level displays fabricated
- 2. Reliable second level process developed
- 3. Further characterization on display properties obtained

9. CONTRIBUTING PERSONNEL

Dr. T. P. Brody W. H. Hester
Dr. D. H. Davies W. S. Escott
Dr. F. C. Luo F. S. Youngk

Dr. Z. P. Szepesi

Dr. E. W. Greeneich

10. PUBLICATIONS, REPORTS, CONFERENCES AND LECTURES

None.

DISTRIBUTION LIST

COMMANDER NAVAL ELECTRONICS LABORATORY CENTER ATTN: 178888		COR, NAVAL SURFACE WEAPONS CENTER WHITE DAK LABORATORY ATTN: LIBRARY, CODE WX-21		COMMANDANT, MARINE CORPS HO, US MARINE CORPS	MASHINGTON, DC 20380	HOS US MARINE CORPS		COMMAND, CONTROL & COMMUNICATIONS DIV DEVELOPMENT CENTER MARINE CORPS DEVELOPMENT & FOLIC COMP		ROME AIR DEVELOPMENT CENTER ATTN: DOCUMENTS LIBRARY (TILD)	
206	00	207	001	210	005	211	001	212	001	301	001
DEFENSE DUCUMENTATION CENTER ATTN: DDC-TCA CAMERON STATION (BLDGS)	ALEXANDRIA, VA 22314	CODE R123, TECH LIBRARY DCA DEFENSE COMM ENGRG CTR 1860 WIEHLE AVE	ESTON. VA	DEFENSE COMMUNICATIONS AGENCY TECHNICAL LIBRARY CENTER	ASHI	OFFICE OF NAVAL RESEARCH	ARLINGTON. VA 22217	GIDEP ENGINEERING & SUPPORT DEPT TE SECTION PO BOX 398	DRCO	DIRECTOR NAVAL RESEARCH LABORATORY	200
101	* 012	103	001	104	001	200	100	203	001	205	001

At Decrease to 2 copies at report is not releasable to public. See EXDR 70-31 for types of reports not to be sent to 300.

COMMANDANT US ARMY MILITARY POLICE SCHOOL ATTN: ATSJ-CD-M-C FORT MCCLELLAN, AL 36201	COMMANDER US ARMY INTELLIGENCE CENTER & SCHOOL ATTN: ATSI-CD-MD FORT HUACHUCA: AZ 85613	COMMANDER HO FORT HUACHUCA ATTN: TECHNICAL REFERENCE DIV FORT HUACHUCA: AZ 85613	COMMANDER US ARMY ELECTRONIC PROVING GROUND ATTN: STEEP-MT FORT HUACHUCA: AZ 85613	COMMANDER USASA TEST & EVALUATION CENTER ATTN: IAO*COR*T FORT HUACHUCA* AZ 85613	COMMANDER HQ US ARMY COMMUNICATIONS COMMAND ATTN: CC-OPS-SM FORT HUACHUCA, AZ 85613	DEPUTY FOR SCIENCE & TECHNOLOGY OFFICE, ASSIST SEC ARMY (R&D) WASHINGTON, DC 20310
00 9	417	418	002	420	421	437
HG ESD (DRI) L. G. HANSCOM AFB BEDFORD, MA 01731	HOS AIR FORCE SYSTEMS COMMAND ATTN: DLCA ANDREWS AFB WASHINGTONS DC 20331	CDR. US ARMY MISSILE COMMAND REDSTONE SCIENTIFIC INFO CENTER ATTN: CHIEF, DOCUMENT SECTION REDSTONE ARSENAL, AL 35809	COMMANDER US ARMY MISSILE COMMAND ATTN: DRSMI-RE (MR. PITTMAN) REDSTONE ARSENAL, AL 35809	COMMANDER US ARMY AEROMEDICAL RESEARCH LAR ATTN: LIBRARY FORT RUCKER, AL 36362	COMMANDANT US ARMY AVIATION CENTER ATTN: AT20-D-MA FORT RUCKER, AL 36362	DIRECTOR, BALLISTIC MISSILE DEFENCE ADVANCED TECHNOLOGY CENTER ATTN: ATC-R, PD 80x 1500 HUNTSVILLE, AL 35807
307	314	403	404	405	406	407

4 COMMANDANT US ARMY AIR DEFENSE SCHOOL ATTN: ATSA-CD-MC 1 FORT BLISS, TX 79916	S COMMANDER US ARMY NUCLEAR AGENCY 1 FORT BLISS, TX 79916	6 COMMANDER, HG MASSTER TECHNICAL INFORMATION CENTER ATTN: MRS. RUTH REYNOLDS 1 FORT HOOD! TX 76544	3 COMMANDER, DARCOM ATTN: DRCDE 5001 EISENHOWER AVE 1 ALEXANDRIA, VA 22333	4 CDR, US ARMY SECURITY AGENCY ATTN: IARDA-IT ARLINGTON HALL STATION 1 ARLINGTON, VA 22212	8 COMMANDER US ARMY MOBILITY EAP RES & DEV CMD ATTN: DRXFB-R 1 FORT BELVOIR, VA 22060	US ARMY ENGINEER TOPOGRAPHIC LABS ATTN: ETL*TD*EA
554	555	556	563	564	568	569
COMMANDER US ARMY SATELLITE COMMUNICATIONS AGCY ATTN: DRCPM-SC-3 FORT MONMOUTH, NJ 07703	ATTN: CSS (DR. PRITCHARD) FORT MONMOUTH, NJ 07703	COR, US ARMY RESEARCH OFFICE ATTN: ORXRO-IP PG BOX 12211 RESEARCH TRIANGLE PARK, NC 87709	CDR, US ARMY RESEARCH DFFICE ATTN: DRXRO-PH (DR. R. J. LONTZ) PD BOX 12211 RESEARCH TRIANGLE PARK, NC 27709	3 COMMANDANT US ARMY INST FOR MILITARY ASSISTANCE ATTN: ATSU-CTD-MD 1 FURT BRAGG, NC 28307	7 CDR, US ARMY TROPIC TEST CENTER ATTN: STETC-MD-A (TECH LIBRARY) DRAWER 942 1 FORT CLAYTON, CANAL ZONE 09827	3 DIVISION CHIEF METEOROLOGY DIVISION COUNTERFIRE DEPARTMENT 2 FORT SILL* OK 73503
517	518	531	532	533	80 %	543

		6
Dr.	H a	C
0	(r.	-
S		
~		
_		
α		
«I		
-		
u		
Z		
~		
-		
-		
5		
L	-	
	-	
_	_	
	~	
2		3
-	-	-
-	-	•
W		
C	7	1
=	-	
_	u.	
0		
-		
NATIONAL BUREAU OF STANDARDS		
_	U	
d	0	1
-	-	
-	"	
0		
-	47	1
	=	
-		1
V		
~	~	
-	-	

ATTN: MR. LEEDY MASHINGTON, DC 20231 001

104

ADVISORY GROUP ON ELECTRON DEVICES 201 VARICK STREET, 9TH FLOOR NEW YORK, NY 10014 105

005

ATTN: SECY, WORKING GROUP D (LASERS) ADVISORY GROUP ON ELECTRON DEVICES 206

NEW YORK, NY 10014 005

TACTEC 101

BATTELLE MEMORIAL INSTITUTE 505 KING AVENUE

COLUMBUS, OH 43201 001 PLASTICS TECH EVAL CENTER PICATINNY ARSENAL, BLDG 176 ATTN: MR. A. M. ANZALONE 402

DUVER NJ O7801 100

KETRON, INC. 710

ATTN: MR. FREDERICK LEUPPERT 1400 WILSON BLVD, ARCHITECT BLDG ARLINGTON, VA 22209 005

METALS AND CERAMICS INF CENTER 711

505 KING AVENUE COLUMBUS, OH 43201 BATTELLE 001

Products Div. irchild Consumer Palo Alto, CA 94304 4001 Miranda Ave. . J. Castellano

6

